A half-cycle-waveform inversion based three reference modulations seven-level SPWM (TRM-SPWM) scheme with one carrier is proposed in this paper. To keep the same comparison logics for the modulations and carrier during the negative half cycle and the positive one for the modulations, in the negative half cycle of the modulations, the DC offsets related to the amplitude of the carrier are set on the three modulations, respectively. The seven-level SPWM waveform with dead time thereby is implemented with only one Digital Signal Processor (DSP) without any other attached logic circuit. The basis principle of the proposed TRM-SPWM is analyzed in detail, and the frequency spectrums of the conventional and the proposed schemes are derived and compared with each other through simulation. The DSP based implementation is presented and detailed experimental waveforms verify the accuracy and feasibility of the proposed TRM-SPWM scheme.
I. INTRODUCTION
In recent years, multilevel inverters have become more attractive due to their advantages over two-level inverters, such as lower electromagnetic interference, lower acoustic noise, low core losses, smaller filter size, and so on [1] - [4] .
Various topologies for multilevel inverters have been proposed over the years. Common topologies include the diode-clamped [5] , flying capacitor [6] and cascaded H-bridge inverters [7] . In a single phase system, the diode-clamped inverter has been widely applied due to the fact that it has fewer switching components than other topologies. Accordingly, multi-carrier based multilevel SPWM strategies suitable for diode-clamped inverters have been presented [8] , [9] .
Nowadays, DSPs are applied widely to implement two-level PWM algorithms, but it is difficult to implement the multi-carrier based multilevel SPWM [10] . In [11] , [12] , a three-level SPWM is implemented with a DSP+CPLD platform. The synchronization error between the two timers in the DSP for generating two carriers results in distortions in the output voltage waveform. In [13] , the DSP+FPGA platform is used. This scheme reduces the burden of the DSP, but the cost of the FPGA is high and the development period is long. The separate implementation schemes have lower reliability and the resources of the DSP are not fully utilized.
A single carrier three-level SPWM scheme has been proposed by Salam et al. [14] . Similarly, a three-modulation and one carrier based seven-level SPWM scheme has been presented in [15] . However, the SPWM schemes in [14] and [15] used the same waveforms in the positive and negative half cycles of the modulations. In the negative half cycle of the reference modulation, the comparison logics between the three half cycles and the carrier need to be inversed to implement multilevel output PWM waveforms. The DSP can only implement the same logic comparison in the positive half cycle and the negative one. As a result, the attached digital logic circuits and the dead time generation circuit are still needed to switch the control signals of various power switches in the negative half cycles of the three modulations.
On the basis of the idea of single carrier and multi modulations of multilevel SPWM, this paper proposes a novel TRM-SPWM, which is more convenient to implement with a DSP and other attached digital logic chips are not needed. The system is more compact, the cost is reduced and the reliability is increased.
bridge arm is combined with a five-level diode-clamped leg and the right bridge arm is combined with a two-level leg. The dead time should be set so that it is between pairs of complementary switches, V1 and V4, V2 and V5, V3 and V6, and V7 and V8.
The principle behind the conventional single-carrier multimodulation based multilevel SPWM is analyzed as follows. A seven-level SPWM waveform is shown in Fig.2 . Three modulations are compared with one carrier to implement the seven level output voltage waveform. It can be seen from Fig.2 that the comparison results of the modulations and the carrier in positive half cycle can be used as the control signals of various power switches to generate a multilevel voltage waveform. However, in negative half cycle, the comparison results can not be used to control the various power switches. Therefore, the comparison results are reconfigured. The logics between the actual control signals (GV1-GV6) and the comparison results (S1-S6) are: 
It can be seen that there are two problems in this scheme. The first one is that it can not be implemented directly by the PWM generation module in a DSP. The second one is due to the fact that the control signal of any component in the left bridge arm can not be obtained simply from inversing other control signals, which means that the dead time generation module in a DSP can not be used. Thus the attached logic chip and dead time generation circuit should be added to implement the PWM scheme. As a result, the system is complicated and the reliability is reduced.
To solve the above problems, a novel TRM-SPWM scheme is proposed, and the principle is shown in Fig. 3 u and the carrier is utilized as the control signal of V3, and its logic inversion is used as the control signal of V6. In the positive half cycle, V8 is on, and V7 is off. In the negative half cycle, V8 is off and V7 is on.
The functions of the three modulations are derived as follows. Assuming that the amplitude of the carrier is tr U , the normal modulation is: sin( ) The function of 3 r u in the negative half cycle is:
The amplitude modulation ratio of the proposed TRM-SPWM scheme is:
III. SPECTRAL CHARACTERISTICS
The phase angles of the modulations and the carrier are defined as: , 
where: . It can be seen that during each cycle of the modulation, there exist eight "critical angles". At each critical angle, a modulation is equal to the amplitude of the carrier, and the level number of the output voltage changes. Within different regions (distinguished by the various critical angles), only one modulation is compared with the carrier. By calculating these critical angles, the corresponding functions of the modulations compared with the carrier in various regions can be determined. The critical angles are first calculated with 0.67 1 M < ≤ as follows. For the conventional scheme, at every critical point, the following equations yield according to Fig. 4 , equation (1), (3) and (5) 
Then the critical angles are calculated as: 
As for the proposed scheme, because it has the same modulation waveform as the conventional one in the positive half cycle, only the negative half cycle of the modulation needs be analyzed. The following equation yields according to Fig.4 (b 
Then the critical angles in the negative half cycle of modulation are calculated as: 
r p u is always smaller than zero, and 3 r n u is always larger than tr U , and the critical angles are determined as: I and TABLE II.   TABLE I   THE 
The expansion formula of the Jacobi-angle series is: 
where:
The Fourier series of the output voltage of the proposed scheme is:
It can be seen from equations (21) and (23) that the spectral characteristics of the two strategies are different. There are no harmonics at the carrier frequency and its multiples in the conventional scheme. No sideband harmonics exist when m and n are both odd or are both even at the same time in proposed scheme.
IV. SIMULATION RESULTS
The proposed TRM-SPWM is simulated with MATLAB/SIMULINK software. The simulation model parameters are as follows: the total DC voltage E is 45V, the frequency of the carrier is 10kHz, the frequency of the modulation wave is 50Hz, and M=0.8. The corresponding simulation waveforms are shown in Fig. 6 . It can be seen that the uniform modulation waveforms and the PWM waveforms from Fig. 2 are obtained. The total output voltage is seven-level, and its low pass filtering waveform ( LPF u ) is better than sinusoidal.
Since the differences between the total harmonics disturbances (THDs) of the two strategies are not distinct from the theoretical results, the spectral characteristics of the two strategies are compared in the simulation. Firstly, the spectrum with a lower frequency ratio (p=20) and M=0.8 are simulated, and the results are shown in Fig. 7 . The distributions of the spectrum of the two strategies are different, but the THDs are almost the same.
Furthermore, the THDs, the fundamental components of the output voltage ( out U ) and the differences between the two SPWMs with different amplitude modulation ratios and frequency ratios are simulated. The distribution curves are shown in Fig. 8 .
and THD ∆ denote the differences between the output voltages and the THDs. It can be seen from the figures that when the frequency ratio is higher, the differences between the THDs of the two strategies have become so tiny that they can almost be ignored. 
V. IMPLEMENTATION AND EXPERIMENTAL RESULTS
An experimental prototype of a seven-level inverter with an RC low-pass filter and a DSP chip (TMS30F2812) has been set up. The experimental parameters are the same as the ones from the simulation model. The timer T1 in the DSP is used to generate the carrier. To obtain six PWM signals, all three of the compare registers in the DSP chip are used. The IO ports GPIOA6 and GPIOA7 are used to output the control signals of V7 and V8.
The experimental results with M=0.8 are shown in Fig.9 . From Fig.9 , it can be seen that the actual three modulations have the same shapes as Fig.2 and Fig.3 Frequency ratio of conventional SPWM
